Design and Analog VLSI Implementation of Artificial Neural Network
نویسندگان
چکیده
منابع مشابه
scour modeling piles of kambuzia industrial city bridge using hec-ras and artificial neural network
today, scouring is one of the important topics in the river and coastal engineering so that the most destruction in the bridges is occurred due to this phenomenon. whereas the bridges are assumed as the most important connecting structures in the communications roads in the country and their importance is doubled while floodwater, thus exact design and maintenance thereof is very crucial. f...
Wideband Analog Vlsi Implementation of Artificial Neural Networks
This paper presents an analog VLSL circuit for implementation of Artificial Neural Networks (ANNs ). The building blocks of the proposed circuit include Differential voltage current controlled source (DVCCS), Super MOSFET and Differential voltage controlled voltage source (DVCVS) which are used to multiply incoming analog signals with variable weights, and current in / current out sigmoid funct...
متن کاملAnalog VLSI Implementation of Novel Hybrid Neural Network Multiplier Architecture
Neural networks are suitable to resolve problems where conventional resolution methods fail. The multipliers form a basic and important block in realising a neural network and this is commonly known as “Synapse”. Their roles are to multiply an input current with trained digital weights. Several research attempts to implement synapses. Some use numeric implementation whereas others use analogue ...
متن کاملVLSI Implementation of Neural Network
This paper proposes a novel approach for an optimal multi-objective optimization for VLSI implementation of Artificial Neural Network (ANN) which is area-power-speed efficient and has high degree of accuracy and dynamic range. A VLSI implementation of feed forward neural network in floating point arithmetic IEEE-754 single precision 32 bit format is presented that makes the use of digital weigh...
متن کاملA Reconfigurable Analog VLSI Neural Network Chip
Hans Peter Graf AT&T Bell Laboratories Holmdel, NJ 07733 USA 1024 distributed-neuron synapses have been integrated in an active area of 6.1mm x 3.3mm using a 0.9p.m, double-metal, single-poly, n-well CMOS technology. The distributed-neuron synapses are arranged in blocks of 16, which we call '4 x 4 tiles'. Switch matrices are interleaved between each of these tiles to provide programmability of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Artificial Intelligence & Applications
سال: 2011
ISSN: 0976-2191
DOI: 10.5121/ijaia.2011.2309